
Choice Made Simple!
Too many options?Click below to purchase an online gift card that can be used at participating retailers in Village Green Shopping Centre and continue your shopping IN CENTRE!Purchase HereHome
Introduction to Open Core Protocol: Fastpath System-on-Chip Design
Coles
Loading Inventory...
Introduction to Open Core Protocol: Fastpath System-on-Chip Design in Vernon, BC
By None
Current price: $160.95

Coles
Introduction to Open Core Protocol: Fastpath System-on-Chip Design in Vernon, BC
By None
Current price: $160.95
Loading Inventory...
Size: Hardcover
*Product information may vary - to confirm product availability, pricing, shipping and return information please contact Coles
This book introduces Open Core Protocol (OCP) not as a conventional hardware communications protocol but as a meta-protocol: a means for describing and capturing the communications requirements of an IP core, and mapping them to a specific set of signals with known semantics. Readers will learn the capabilities of OCP as a semiconductor hardware interface specification that allows different System-On-Chip (SoC) cores to communicate. The OCP methodology presented enables intellectual property designers to design core interfaces in standard ways. This facilitates reusing OCP-compliant cores across multiple SoC designs which, in turn, drastically reduces design times, support costs, and overall cost for electronics/SoCs.
This book introduces Open Core Protocol (OCP) not as a conventional hardware communications protocol but as a meta-protocol: a means for describing and capturing the communications requirements of an IP core, and mapping them to a specific set of signals with known semantics. Readers will learn the capabilities of OCP as a semiconductor hardware interface specification that allows different System-On-Chip (SoC) cores to communicate. The OCP methodology presented enables intellectual property designers to design core interfaces in standard ways. This facilitates reusing OCP-compliant cores across multiple SoC designs which, in turn, drastically reduces design times, support costs, and overall cost for electronics/SoCs.




















